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1. General  description
The 74LVT16244B; 74LVTH16244B is a high-performance BiCMOS product designed for 
VCC operation at 3.3 V.
This device is a 16-bit buffer and line driver featuring non-inverting 3-state bus outputs. 
The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.
2.  Features and benefits
 16-bit bus interface
 3-state buffers
 Output capability: +64 mA and 32 mA
 TTL input and output switching levels
 Input and output interface capability to systems at 5 V supply
 Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
 Power-up 3-state
 Live insertion and extraction permitted
 No bus current loading when output is tied to 5 V bus
 Latch-up protection 
 JESD78B Class II exceeds 500 mA
 ESD protection:
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-A exceeds 200 V
3. Ordering  information
 
74LVT16244B; 74LVTH16244B
3.3 V 16-bit buffer/driver; 3-state
Rev. 11 — 1 March 2012 Product data sheet
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74LVT16244BDL 40 C to +85 C SSOP48 plastic shrink small outline package; 48 leads; 
body width 7.5 mm
SOT370-1
74LVTH16244BDL
74LVT16244BDGG 40 C to +85 C TSSOP48 plastic thin shrink small outline package; 
48 leads; body width 6.1 mm
SOT362-1
74LVTH16244BDGG
74LVT16244BEV 40 C to +85 C VFBGA56 plastic very thin fine-pitch ball grid array 
package; 56 balls; body 4.5  7  0.65 mm
SOT702-1
74LVT16244BBX 40 Ct o+ 1 2 5C HXQFN60 plastic compatible thermal enhanced extremely 
thin quad flat package; no leads; 60 terminals; 
body 4  6  0.5 mm
SOT1134-2
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4. Functional  diagram
 
Pin numbers are shown for SSOP48 and TSSOP48 
packages only.
Pin numbers are shown for SSOP48 and TSSOP48 
packages only.
Fig 1. Logic symbol Fig 2. IEC logic symbol
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5. Pinning  information
5.1 Pinning
 
 
Fig 3. Pin configuration SOT370-1 (SSOP48) and 
SOT362-1 (TSSOP48)
Fig 4. Pin configuration SOT702-1 (VFBGA56)
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(1) This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or 
mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to 
GND.
Fig 5. Pin configuration SOT1134-2 (HXQFN60)
D1
D3 A16 A15 A14 A13 A12 A11 D2
B9 B10 D7 A17
A18
B11
A19
B12
A20
B13
A21
B14
B8 A10 D6
A9
A8
B7
B6
A7
B5
A6
A22
B15
A23
B16
A24
B17
A25
A26 D8
D4 A27
B18
A28 A29
B19 B20
A30 A31 A32
B4
A5
B3
B2
B1
D5
A4
A3
A2
A1
74LVT16244B
74LVTH16244B
001aaj056
Transparent top view
GND(1)
terminal 1
index area74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
Product data sheet Rev. 11 — 1 March 2012  5 of 18
NXP Semiconductors 74LVT16244B; 74LVTH16244B
3.3 V 16-bit buffer/driver; 3-state
5.2 Pin description
 
6. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting  values
 
Table 2. Pin description
Symbol Pin Description
SOT370-1 and 
SOT362-1
SOT702-1 SOT1134-2
1OE, 2OE, 
3OE, 4OE
1, 48, 25, 24 A1, A6, K6, K1 A30, A29, A14, A13 output enable input (active LOW)
1Y0 to 1Y3 2, 3, 5, 6 B2, B1, C2, C1 B20, A31, D5, D1 data output
2Y0 to 2Y3 8, 9, 11, 12 D2, D1, E2, E1 A2, B2, B3, A5 data output
3Y0 to 3Y3 13, 14, 16, 17 F1, F2, G1, G2 A6, B5, B6, A9 data output
4Y0 to 4Y3 19, 20, 22, 23 H1, H2, J1, J2 D2, D6, A12, B8 data output
GND 4, 10, 15, 21, 28, 
34, 39, 45
B3, B4, D3, D4, G3, G4, 
J3, J4
A32, A3, A8, A11, A16, 
A19, A24, A27
ground (0 V)
VCC 7, 18, 31, 42 C3, C4, H3, H4 A1, A10, A17, A26 supply voltage
1A0 to 1A3 47, 46, 44, 43 B5, B6, C5, C6 B18, A28, D8, D4 data input
2A0 to 2A3 41, 40, 38, 37 D5, D6, E5, E6 A25, B16, B15, A22 data input
3A0 to 3A3 36, 35, 33, 32 F6, F5, G6, G5 A21, B13, B12, A18 data input
4A0 to 4A3 30, 29, 27, 26 H6, H5, J6, J5 D3, D7, A15, B10 data input
n.c. - A2, A3, A4, A5, K2, K3, 
K4, K5
A4, A7, A20, A23, B1, 
B4, B7, B9, B11, B14, 
B17, B19
not connected
Table 3. Function table[1]
Control Input Output
nOE nAn nYn
LLL
LHH
HXZ
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +4.6 V
VI input voltage [1] 0.5 +7.0 V
VO output voltage output in OFF-state or 
HIGH-state
[1] 0.5 +7.0 V
IIK input clamping current VI < 0 V 50 - mA
IOK output clamping current VO < 0 V 50 - mA74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 
temperatures which are detrimental to reliability.
[3] Above 60 C the value of Ptot derates linearly with 5.5 mW/K.
[4] Above 70 C the value of Ptot derates linearly with 1.8 mW/K.
8.  Recommended operating conditions
 
IO output current output in LOW-state - 128 mA
output in HIGH-state 64 - mA
Tstg storage temperature 65 +150 C
Tj junction temperature [2] - 150 C
Ptot total power dissipation Tamb = 40 C to +85 C;
(T)SSOP48 package [3] - 500 mW
VFBGA56 package [4] - 1000 mW
HXQFN60 package [4] - 1000 mW
Table 4. Limiting values …continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
Table 5. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 2.7 - 3.6 V
VI input voltage 0 - 5.5 V
VIH HIGH-level input voltage 2.0 - - V
VIL LOW-level input voltage - - 0.8 V
IOH HIGH-level output current 32 - - mA
IOL LOW-level output current none - - 32 mA
current duty cycle  50 %; 
fi  1k H z
--6 4 m A
Tamb ambient temperature in free-air 40 - +85 C
t/V input transition rise and fall rate outputs enabled - - 10 ns/V74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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9. Static  characteristics
 
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit
Tamb = 40 C to +85 C[1]
VIK input clamping voltage VCC = 2.7 V; IIK = 18 mA 1.2 0.85 - V
VOH HIGH-level output voltage IOH = 100 A; VCC = 2.7 V to 3.6 V VCC  0.2 VCC -V
IOH = 8m A ;  V CC = 2.7 V 2.4 2.5 - V
IOH = 32 mA; VCC = 3.0 V 2.0 2.3 - V
VOL LOW-level output voltage VCC = 2.7 V
IOL = 100 A - 0.07 0.2 V
IOL = 24 mA - 0.3 0.5 V
VCC = 3.0 V
IOL = 16 mA - 0.25 0.4 V
IOL = 32 mA - 0.3 0.5 V
IOL = 64 mA - 0.4 0.55 V
II input leakage current all input pins; VCC = 0 V or 3.6 V; VI =5 . 5V - 0 . 1 1 0 A
control pins; VCC = 3.6 V; VI =V CC or GND - 0.1 1.0 A
data pins; VCC = 3.6 V [2]
VI =V CC -0 . 1 1 A
VI =0V 5 0.1 - A
IOFF power-off leakage current VCC = 0 V; VI or VO =  0V  t o4 . 5V - 0 . 1 100 A
IBHL bus hold LOW current VCC = 3 V; VI = 0.8 V [3] 75 135 - A
IBHH bus hold HIGH current VCC = 3 V; VI = 2.0 V - 135 75 A
IBHLO bus hold LOW 
overdrive current
nAn input; VCC =0Vt o3 . 6V ;V I =3 . 6V 5 0 0 - - A
IBHHO bus hold HIGH 
overdrive current
nAn input; VCC =0Vt o3 . 6V ;V I =3 . 6V - - 500 A
ILO output leakage current output in HIGH-state when VO >V CC; VO = 
5.5 V; VCC =3 . 0V
- 50 125 A
IO(pu/pd) power-up/power-down 
output current
VCC  1.2 V; VO = 0.5 V to VCC; VI = GND or 
VCC; nOE = don’t care
[4] -1 100 A
IOZ OFF-state output current VCC = 3.6 V; VI = VIH or VIL
output HIGH: VO = 3.0 V - 0.5 5 A
output LOW: VO = 0.5 V 5+ 0 . 5 - A
ICC supply current VCC = 3.6 V; VI = GND or VCC; IO =0A
output HIGH - 0.07 0.12 mA
output LOW - 4.0 6.0 mA
outputs disabled [5] - 0.07 0.12 mA
ICC additional supply current per input pin; VCC = 3.0 V to 3.6 V; one input 
at VCC  0.6 V other inputs at VCC or GND
[6] -0 . 1 0 . 2 m A74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] Typical values are measured at VCC = 3.3 V and at Tamb = 25 C.
[2] Unused pins at VCC or GND.
[3] This is the bus hold overdrive current required to force the input to the opposite logic state.
[4] This parameter is valid for any VCC between 0 V and 1.2 V with a transition time of up to 10 ms. From VCC = 1.2 V to VCC = 3.3 V  0.3 V 
a transition time of 100 s is permitted. This parameter is valid for Tamb = 25 C only.
[5] ICC is measured with outputs pulled to VCC or GND.
[6] This is the increase in supply current for each input at the specified voltage level other than VCC or GND.
10. Dynamic characteristics
 
[1] Typical values are measured at VCC = 3.3 V and Tamb = 25 C.
CI input capacitance VI =  0V  o r  3 . 0V - 3 - p F
CO output capacitance outputs disabled; VO = 0 V or 3.0 V - 9 - pF
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.
Symbol Parameter Conditions Min Typ Max Unit
Tamb = 40 C to +85 C[1]
tPLH LOW to HIGH 
propagation delay
nAn to nYn; see Figure 6
VCC = 2.7 V - - 4.0 ns
VCC = 3.0 V to 3.6 V 0.5 1.8 3.2 ns
tPHL HIGH to LOW 
propagation delay
nAn to nYn; see Figure 6
VCC = 2.7 V - - 4.0 ns
VCC = 3.0 V to 3.6 V 0.5 1.7 3.2 ns
tPZH OFF-state to HIGH 
propagation delay
nOE to nYn; see Figure 7
VCC = 2.7 V - - 5.0 ns
VCC = 3.0 V to 3.6 V 1.0 2.3 4.0 ns
tPZL OFF-state to LOW 
propagation delay
nOE to nYn; see Figure 7
VCC = 2.7 V - - 5.3 ns
VCC = 3.0 V to 3.6 V 1.0 2.1 4.0 ns
tPHZ HIGH to OFF-state 
propagation delay
nOE to nYn; see Figure 7
VCC = 2.7 V - - 5.0 ns
VCC = 3.0 V to 3.6 V 1.0 3.2 4.5 ns
tPLZ LOW to OFF-state 
propagation delay
nOE to nYn; see Figure 7
VCC = 2.7 V - - 4.4 ns
VCC = 3.0 V to 3.6 V 1.0 2.9 4.0 ns74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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11. Waveforms
 
 
 
Measurements points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 6. Propagation delay input (nAn) to output (nYn)
mna171
nAn input
nYn output
tPLH tPHL
GND
VI
VM
VM
VM
VM
VOH
VOL
Measurements points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 7. 3-state output enable and disable times
001aae464
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nYn output
nYn output
nOE input
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Table 8. Measurement points
Input Output
VM VM VX VY
1.5 V 1.5 V VOL + 0.3 V VOH  0.3 V74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Test data is given in Table 9.
Definitions test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 8. Test circuit for measuring switching times
VEXT
VCC
VI VO
001aae235
DUT
CL RT
RL
RL
PULSE
GENERATOR
VM VM
tW
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10 %
90 %
0 V
VI
VI
negative
pulse
positive
pulse
0 V
VM VM
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tf
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Table 9. Test data
Input Load VEXT
VI fi tW tr, tf CL RL tPHZ, tPZH tPLZ, tPZL tPLH, tPHL
2.7 V  10 MHz 500 ns  2.5 ns 50 pF 500  GND 6 V open74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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12. Package outline
 
Fig 9. Package outline SOT370-1 (SSOP48)
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DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 
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Fig 10. Package outline SOT362-1 (TSSOP48)
UNIT A1 A2 A3 bp cD (1) E(2) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.05
0.2
0.1
8
0
o
o 0.1
DIMENSIONS (mm are the original dimensions).
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. 
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TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1
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0 2.5 5 mm
scale
 MO-15374LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Fig 11. Package outline SOT702-1 (VFBGA56)
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Fig 12. Package outline SOT1134-2 (HXQFN60)
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT1134-2 - - - - - - - - -
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0.18
1.95
1.85
1.75
6.1
6.0
5.9
3.95
3.85
3.75
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Dimensions
HXQFN60: plastic compatible thermal enhanced extremely thin quad flat package; no leads;
60 terminals; body 4 x 6 x 0.5 mm SOT1134-2
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13. Abbreviations
 
14. Revision history
 
Table 10. Abbreviations
Acronym Description
BiCMOS Bipolar Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVT_LVTH16244B v.11 20120301 Product data sheet - 74LVT_LVTH16244B v.10
Modifications: • For type number 74LVT16244BBX and 74LVTH16244BBX the sot code has changed to 
SOT1134-2.
74LVT_LVTH16244B v.10 20111122 Product data sheet - 74LVT_LVTH16244B v.9
Modifications: • Legal pages updated.
74LVT_LVTH16244B v.9 20110620 Product data sheet - 74LVT_LVTH16244B v.8
74LVT_LVTH16244B v.8 20100322 Product data sheet - 74LVT_LVTH16244B v.7
74LVT_LVTH16244B v.7 20090326 Product data sheet - 74LVT_LVTH16244B v.6
74LVT_LVTH16244B v.6 20081113 Product data sheet - 74LVT_LVTH16244B v.5
74LVT_LVTH16244B v.5 20060321 Product data sheet - 74LVT16244B v.4
74LVT16244B v.4 20021031 Product specification - 74LVT16244B v.3
74LVT16244B v.3 19981007 Product specification - 74LVT16244B v.2
74LVT16244B v.2 19980219 Product specification - -74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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15. Legal information
15.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
15.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. 74LVT_LVTH16244B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors 74LVT16244B; 74LVTH16244B
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© NXP B.V. 2012. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 1 March 2012
Document identifier: 74LVT_LVTH16244B
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’. 
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